Tag Archives: papilio one

Papilio One: 4 bit binary counter

FPGA implementation of a 4 bit binary counter. Hardware was described using VHDL. The Papilio One comes with a 32 MHz clock but this was divided down to 0.5Hz so you could actually see the counter counting. VHDL code: The … Continue reading

Posted in FPGA, Papilio One | Tagged , , , , | Leave a comment

Papilio One : Flashing an LED at a specific frequency

To flash an LED at a specific frequency we need to divide the input clock frequency. In VHDL this can be done using counters. The Papilio One FPGA board comes with a 32MHz oscillator. 32Mhz means 32 million pulses per … Continue reading

Posted in FPGA, Papilio One | Tagged , , | Leave a comment

Papilio One FPGA board , using a switch to turn on an LED

Put this together just to start learning a bit about VHDL coding. The logic is simple, if input P4 (the switch) is low, output P3 (the LED) is high, and vice versa. The circuit diagram is shown below:

Posted in FPGA, Papilio One | Tagged , , , | Leave a comment